


UNITED STATES PATENT AND TRADEMARK OFFICE

I, Charles Edward SITCH BA,

Deputy Managing Director of RWS Group Ltd UK Translation Division, of Europa House, Marsham Way, Gerrards Cross, Buckinghamshire, England declare;

1. That I am a citizen of the United Kingdom of Great Britain and Northern Ireland.
2. That the translator responsible for the attached translation is well acquainted with the German and English languages.
3. That the attached is, to the best of RWS Group Ltd knowledge and belief, a true translation into the English language of the accompanying copy of the specification filed with the application for a patent in Germany on February 27, 2003 under the number 103 08 855.5 and the official certificate attached thereto.
4. That I believe that all statements made herein of my own knowledge are true and that all statements made on information and belief are true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the patent application in the United States of America or any patent issuing thereon.



For and on behalf of RWS Group Ltd
The 12th day of April 2006

FEDERAL REPUBLIC OF GERMANY
[Eagle crest]

Priority Certificate
for the filing of a Patent Application

File Reference: 103 08 855.5

Filing date: 27 February 2003

Applicant/Proprietor: Infineon Technologies AG, 81669 Munich/DE

Title: Electronic component and semiconductor wafer, and method for producing the same

IPC: H 01 L 23/50

The attached documents are a correct and accurate reproduction of the original submission for this Application.

Munich, 17 February 2004
German Patent and Trademark Office
The President

[Seal of the German Patent
and Trademark Office]

pp

[signature]

Remus

FIN 423 P/200216546

Description

Electronic component and semiconductor wafer, and method for producing the same

5

The invention relates to an electronic component and a semiconductor wafer and a method for producing the same. In particular, the invention relates to a semiconductor wafer which can be separated into
10 individual electronic components.

The size of semiconductor chips is continually increasing despite the circuit packages that are becoming denser per semiconductor chip, so that
15 electronic components of semiconductor chip size have been provided in the meantime. Access to the integrated circuits of the semiconductor chip via external contacts remains a problem, however.

20 The document DE 101 20 408 A1 discloses arranging external contacts on a top side and on a rear side of the semiconductor chip, which are connected to one another via conductor tracks in the edge region of the semiconductor chip. One disadvantage of this solution
25 is a limited flexibility when fitting such an electronic component with external contacts on the top side and the rear side onto a superordinate circuit carrier. The possibilities for using such an electronic component of semiconductor chip size are consequently
30 limited.

It is an object of the invention to increase the use variants of electronic components of semiconductor chip size and to provide semiconductor wafers from which
35 such electronic components can be separated.

FIN 423 P/200216546

- 2 -

This object is achieved by means of the subject matter of the independent claims. Advantageous developments of the invention emerge from the dependent claims.

5 The invention provides a semiconductor wafer for electronic components, which has integrated circuits for semiconductor chips arranged in rows and columns on its wafer top side. Strip-type separating regions are kept free between the integrated circuits and remain
10 free for sawing the semiconductor wafer into semiconductor chips. According to the invention, said separating regions have through contacts in the direction of the rear side of the semiconductor wafer. In this case, the clear width of the through contacts
15 in the separating regions may be provided such that it is larger than the sawing track when separating the semiconductor wafer into individual semiconductor chips. The through contacts may be arranged in blind holes on the semiconductor wafer in the separating
20 regions or else in passage holes reaching from the wafer top side as far as the wafer rear side.

Such a semiconductor wafer has the advantage that, when the semiconductor wafer is separated along the strip-
25 type separating regions, semiconductor chips are produced which have edge contacts and can thus be used more diversely than conventional electronic components of semiconductor chip size. A semiconductor wafer structured in this way furthermore has the advantage
30 that corresponding edge contacts can be realized simultaneously for many semiconductor chips whilst still at the wafer level, which enables considerable cost savings in the production of external contacts at an electronic component of semiconductor chip size.

35

Furthermore, the semiconductor wafer may have through contacts which are provided with perforations at regular intervals. Said perforations form a grid

FIN 423 P/200216546

- 3 -

pattern for through contacts from the top side of the semiconductor wafer in the direction of the rear side of the semiconductor wafer. In order to introduce such perforations perpendicularly into the semiconductor wafer, a plasma etching method has proven worthwhile, which enables holes with a uniform cross section from the top side to the underside of the semiconductor wafer. Such a plasma etching process can be concluded at an arbitrary depth at any time, thereby producing blind holes which are likewise suitable for a formation of edge contacts. Identical structures can also be produced in the strip-type separating regions of the semiconductor wafer by means of a laser removal. By means of these techniques, the profile of the cross section of the perforation can be varied from round to polygonal.

The walls of the perforations may have a metal layer or an insulation layer with a metal layer applied thereto. An insulation layer below the metal layer is advantageous particularly when the semiconductor material is highly doped and thus itself electrically conductive. With high-impedance semiconductor material, it is possible, in individual cases, to dispense with an insulation layer between metal layer and perforation walls.

The passage contacts may have fusible solder material, which is introduced into the passage contacts before the semiconductor wafer is actually divided into semiconductor chips. For this purpose, either the passage contact positions may be provided with solder balls, the solder material of which then flows, in molten form, into the through contacts, or a liquefied solder material may be pressed in to the passage contacts on the semiconductor wafer.

FIN 423 P/200216546

- 4 -

After the separation of the semiconductor wafer, a semiconductor chip having an integrated circuit on a top side is present, having edge sides, of which at least one edge side has edge contacts. In this case, the edge contacts extend from the top side of the semiconductor chip in the direction of the rear side of the semiconductor chip. On the top side of the semiconductor chip, said edge contacts are connected to electrodes of the integrated circuit via conductor tracks. Depending on whether metalized blind holes or passage holes have been provided with the semiconductor wafer, the semiconductor chip has either continuous edge contacts reaching from the top side of the semiconductor chip to the underside of the semiconductor chip or only shortened edge contacts extending only over a part of the thickness of the semiconductor chip.

The semiconductor chip may have a perforation-like structure on its edge sides. In this case, an approximately semicylindrical cutout extending from the top side in the direction of the rear side may be formed as an edge contact by means of the separation operation. Since the sawing track leads centrally through the through contacts during the operation of separating the semiconductor wafer into individual semiconductor chips, the edge contacts form only an approximately semicylindrical contact. In this case, at least the walls of the cutouts are provided with an insulating layer and with a metal layer arranged thereon or only with a metal layer.

The semicylindrical cutouts in the edge region extend into the semiconductor chip material and may be filled by a solder material. When a semiconductor chip is placed on a circuit substrate, the said solder material in the cutouts obviates the additional application of

FIN 423 P/200216546

- 5 -

solder material, thereby significantly simplifying the placement process.

5 Edge contacts may be extended on the top side to form a
respective contact area and merge with a conductor
track on the top side of the semiconductor chip. This
advantageously produces a connection between the edge
contacts and the electrodes of the integrated circuit
10 on the top side of the semiconductor chip, which
reliably and securely ensure an access to the
integrated circuit of the semiconductor chip.

15 The semiconductor chip itself may already constitute an
electronic component since it has external contacts in
the form of the edge contacts and an access to the
integrated circuit on the semiconductor chip is thus
possible, as a result of which an electronic component
of chip size is available.

20 Furthermore, it is possible to provide electronic
components which have a semiconductor chip of this type
and a circuit substrate on which the semiconductor chip
is arranged. An electronic component of this type can
be constructed with a wide variety of variations, so
25 that the semiconductor chip can be arranged on the
circuit substrate not only by its top side or its
underside, but also by one of its edge sides. This has
the advantage that, by way of example, a plurality of
memory chips can be connected via their edge side
30 contacts to a parallel data bus of address lines, in
which case, with the exception of two external contacts
of the semiconductor chips, all the external contacts
on an edge side are connected to the parallel data bus.
An electronic component of this type has a high storage
35 density since top sides and rear sides of the
semiconductor chips extend in angled fashion with
respect to the top side of the circuit substrate.
Furthermore, it is possible to intensively cool such an

FIN 423 P/200216546

- 6 -

electronic component with memory chips, since neither the rear side nor the top side are covered by the circuit substrate and a surrounding cooling medium can thus dissipate the heat loss both from the top side and from the rear side.

However, the component may also have a circuit substrate for example in the form of a printed circuit board. Said printed circuit board has at least one conductor track structure, which may run on the top side, in the volume of the printed circuit board or on the underside. Contact pads enabling access to the conductor track structure only have to be provided on the top side of the circuit substrate, so that a semiconductor chip can be fixed on the top side by its edge contacts. In such an embodiment of the invention, the semiconductor chip may be arranged with its rear side on the top side of the circuit substrate and the edge contacts may be electrically connected via contact pads of the conductor track structure.

In the case of such an arrangement, it is advantageous to provide an insulating plastics composition with embedding of the edge sides of the semiconductor chip and the contact pads around the semiconductor chip on the circuit substrate. Said plastics composition may be a customary plastics housing composition or a dispensed plastics composition which is applied to the circuit substrate all around the semiconductor chip.

In a further variant of an electronic component, at least one semiconductor chip is arranged with an edge side on the circuit carrier substrate. In this case, the top side of the semiconductor chip and the rear side of the semiconductor chip may be oriented virtually perpendicularly to the top side of the circuit substrate. Such an angled orientation of the semiconductor chips on the circuit substrate has the

FIN 423 P/200216546

- 7 -

advantage that, on the one hand, only edge contacts of a single edge are connected to the contact pads of the circuit substrate. However, it is possible to achieve a high packing density for memory components by means of an electronic component of this type, since the semiconductor chips can be arranged very closely next to one another on the circuit substrate.

A further possibility of a construction of an electronic component comprising the semiconductor chip with edge contacts consists in the fact that a plurality of semiconductor chips are stacked one on the other and are electrically connected via the edge contacts among one another and also with respect to external contacts of the electronic component. In this case, the number of semiconductor chips in the stack is practically unlimited and the density of the electronic component is optimized since one semiconductor chip can be stacked directly on the next semiconductor chip. In this case, it is possible to utilize all the edge contacts on all four edges of the semiconductor chips for a parallel connection, once again at least two connections remaining reserved for driving individual semiconductor chips in the stack.

A method for producing a semiconductor wafer for electronic components has the following method steps. As soon as the integrated circuits have been introduced on the semiconductor wafer in a manner arranged in rows and columns, the semiconductor wafer may be perforated along the three strip-type separating regions. After perforation has been effected, a metal layer may be applied to the walls of the perforations. During the later separation of the semiconductor wafer to electronic components of chip size, said metal layer may already serve as an edge contact or external contact.

FIN 423 P/200216546

- 8 -

Before the application of the metal layer into the perforations of the semiconductor wafer, an insulation layer may be applied to the walls of the perforations in order to increase the reliability of the electronic component, especially since, in the case of highly doped semiconductor chips, said semiconductor chips themselves become conductive. Moreover, this overcomes the risk of the metal layer short-circuiting pn junctions in the semiconductor chip.

In order to introduce blind holes or passage holes in the separating regions into the semiconductor wafer from the top side in the direction of the rear side, it is possible to use wet etching methods and dry etching methods. Dry etching methods, such as preferably an RIE plasma etching, have the advantage of a directional removal from the wafer top side in the direction of the wafer rear side.

A further variant for arranging perforations in the separating regions of the semiconductor wafer is a laser removal. Said laser removal method has the advantage over wet etching and plasma etching that an etching mask does not have to be provided, since the laser can scan the surface at the corresponding perforation locations. The semiconductor wafer and in particular the walls of the perforations may be coated with an insulation layer by means of chemical molecular vapor phase deposition (MOCVD) or physical sputtering, for example a sputtering process, or by anodic deposition. In this case, oxidic insulation layers, such as silicon oxide, or ceramic oxide layers, such as boron nitride or silicon nitride, are applied to the walls of the perforation.

The application of a metal layer to the walls of the perforation may be effected by means of vapor deposition or sputtering or else by means of chemical

FIN 423 P/200216546

- 9 -

deposition. This gives rise to metal layers having a thickness of between 0.5 and 5 μm , which can be thickened by electrodeposition or by application of soldering material. The application of solder material

5 in the perforation holes may be effected by means of blade spreading of a liquid soldering composition from the top side of the semiconductor wafer to the passage holes in the separating regions, the perforations being completely filled with solder material. A further

10 possibility for the application of solder material consists in distributing solder balls on the perforations and causing the solder to penetrate into the perforations in a fusion process, so that the perforation openings in the semiconductor wafer are

15 filled with solder material.

After a process of filling the perforations in the semiconductor wafer, the latter may be sawn along the strip-type separating regions to form semiconductor

20 chips or electronic components. Depending on whether the perforations have been completely filled with solder material or whether only a metal coating of the walls of the perforations has been effected, different edge contacts thus arise for each of the sawn-out

25 semiconductor chips. The edge contacts filled with solder material have the advantage that they are connected directly and without additional solder among one another during the production of a semiconductor chip stack, or to a circuit substrate, which may have a

30 BUS line, for example. In the latter case, semiconductor chips are fixed on the circuit substrate by one of their edge sides. In this case, the edge contacts of the semiconductor chip are connected to contact pads of the circuit substrate. When

35 constructing a semiconductor stack, it is possible to orient the electronic semiconductor chips with their edge sides and edge contacts in such a way that, by means of a simple heating process, the solder materials

FIN 423 P/200216546

- 10 -

form a continuous connection corresponding to a BUS line on a circuit substrate.

The invention will now be explained in more detail with reference to the accompanying figures.

- figure 1 shows a diagrammatic perspective view of an electronic component of a first embodiment of the invention,
- figure 2 shows a detail from an edge region of the electronic component in accordance with figure 1,
- figure 3 shows a diagrammatic plan view of a semiconductor wafer with strip-type separating regions,
- figure 4 shows a diagrammatic plan view of a semiconductor wafer in accordance with figure 3 with perforations along the separating regions,
- figure 5 shows a diagrammatic plan view of a semiconductor wafer in accordance with figure 3 with filled perforations along the separating regions,
- figure 6 shows a diagrammatic plan view of an electronic component of a second embodiment of the invention,
- figure 7 shows a diagrammatic cross section through an electronic component of a third embodiment of the invention with a circuit substrate,

FIN 423 P/200216546

- 11 -

figure 8 shows a diagrammatic cross section of the electronic component in accordance with figure 7 along the section line A-A,

5 figure 9 shows a diagrammatic perspective view of a circuit substrate populated with a plurality of electronic components,

10 figure 10 shows a diagrammatic perspective view of an individual electronic component in accordance with figure 9,

15 figure 11 shows a diagrammatic perspective view of a stack comprising electronic components in accordance with figure 6.

Figure 1 shows a diagrammatic perspective view of an electronic component 2 of a first embodiment of the invention. The electronic component 2 has the size of a semiconductor chip 6, the edge sides 15, 16, 17 and 18 of which have halved perforations. Said halved perforations extend at the edge sides 15, 16, 17 and 18 from a top side 14 of the semiconductor chip 6 to a rear side 36. The walls 11 of the perforations are covered with a layer sequence comprising an insulation layer 30 and a metal layer 12. The metal layer 12 forms edge contacts 19 at the edge sides 15, 16, 17 and 18. The underlying insulation layer 30 prevents short circuits and creepage currents between the edge contacts 19 via the semiconducting material of the semiconductor chip 6.

35 Such an electronic component 2 of semiconductor chip size has the advantage that it can be used in volume-saving fashion and diversely in electronic circuits. Thus, by way of example, it can be positioned perpendicularly on a circuit substrate. The edge contacts 19 of one of the edge sides 15, 16, 17 or 18

FIN 423 P/200216546

- 12 -

are then connected to the circuit substrate. A further possibility for such an electronic component 2 with edge side contacts 19 consists in positioning the electronic component 2 either with its top side 14 with respect to a circuit substrate or with its rear side 36 on a circuit substrate and connecting the edge side contacts 19 to corresponding contact pads of the circuit substrate. A further possibility of this electronic component 2 is for a plurality of components of the same type to be stacked one above the other and for the edge side contacts 19 of the stacked components to be interconnected.

Figure 2 shows a detail from an edge region 28 of the electronic component in accordance with figure 1. Contact areas 23 for the edge contacts 19 are provided on the top side 14 of the edge region 28, which merge with conductor tracks 21 of the semiconductor chip 6 on the top side 14. The semiconductor material 31 is completely surrounded by an insulation layer 30 made of silicon dioxide, silicon nitride or polyamide, thereby avoiding short circuits under the conductor tracks 21, the contact areas 23 or the edge contacts 19. The mutually insulated edge contacts 19 are applied to approximately semicylindrical cutouts 22 in the edge region 28 of the semiconductor chip 6 of this first embodiment of the invention.

Figure 3 shows a diagrammatic plan view of a semiconductor wafer 1 with strip-type separating regions 7. Said strip-type separating regions 7 form a grid pattern, in which case, between the strip-type separating regions 7, integrated circuits are arranged on the wafer top side 3 in rows 4 and columns 5. The strip-type separating regions 7 of the semiconductor wafer 1 are kept free from semiconductor components of the integrated circuits. Along said strip-type separating regions 7, such a semiconductor wafer 1 is

BEST AVAILABLE COPY

FIN 423 P/200216546

- 13 -

separated into individual semiconductor chips 6 after the completion of the integrated circuits.

Figure 4 shows a diagrammatic plan view of a semiconductor wafer 1 in accordance with figure 3 with perforations 10 along the separating regions 7. Before the semiconductor wafer 1 is actually separated into individual semiconductor chips 6 by means of high-speed sawing, perforations 10 are introduced into the semiconductor wafer 1 along the strip-type separating regions 7, as can be seen in figure 4. Such perforations 10 are embodied in the form of blind holes or in the form of passage holes. Afterward, the walls 11 of the perforations are insulated, at least in the case of readily conductive semiconductor wafers, and then metalized, thereby producing the through contacts 8 which can be seen in figure 4. Furthermore, the metalized perforations 10, which are not yet completely filled in figure 4, may be filled with a metal, as can be seen in figure 5.

Figure 5 shows a diagrammatic plan view of a semiconductor wafer 1 in accordance with figure 3 with filled perforations 10 along the separating regions 7. In this case, the metalized perforations 10 shown in figure 4 have been filled with a fusible soldering tin. For this purpose, solder balls are positioned on each perforation opening and subsequently fill the perforation openings given a corresponding melting temperature.

Figure 6 shows a diagrammatic plan view of an electronic component 20 of a second embodiment of the invention. This electronic component 20 comprises a semiconductor chip 6 of a semiconductor wafer 1 shown in figure 5. The difference between the first embodiment in accordance with figure 1 of the electronic component 2 and the component 20 in figure 6

FIN 423 P/200216546

- 14 -

consists in the fact that the semicylindrical edge contacts 19 are completely filled with metal, the metal layer 12 being covered by a solder material 32.

5 Figure 7 shows a diagrammatic cross section through an electronic component 200 of a third embodiment of the invention with a circuit substrate 24. Said circuit substrate 24 protects the rear side of the semiconductor chip 6 and has external contacts (not
10 shown here) of the electronic component 200. An integrated circuit on the top side 14 of the semiconductor chip 6 is connected via conductor tracks to the edge contacts 19, which are soldered on external contact areas 26, if the semiconductor chip 6 is
15 embodied as an electronic component such as is illustrated in figure 6. For protection and for insulation of the edge contacts 19, the electronic component 200 has a plastics composition 27 for covering the edge regions 28 of the semiconductor chip
20 6.

If the circuit substrate 24 is constructed from a metal plate, then the rear side 36 of the semiconductor chip 6 is connected to the metallic circuit substrate 24 by
25 means of an electrically conductive layer 33 made of soldering tin or conductive adhesive, which circuit substrate on the one hand serves as ground potential feed and on the other hand is arranged as a heat sink on the rear side 36 of the semiconductor chip 6. In
30 order that the contact pads 26 on the metallic circuit substrate 24 are not short-circuited among one another, a patterned insulation layer 34 is arranged between contact pads 26 and the top side 25 of the metallic circuit substrate.

35

Figure 8 shows a diagrammatic cross section of the electronic component 200 in accordance with figure 7 along the section line A-A before the connection of the

FIN 423 P/200216546

- 15 -

semiconductor chip 6 and the edge contacts 19 thereof to contact pads 26 of the semiconductor substrate 24. Moreover, the plastics composition shown in figure 7 has not yet been applied to the edge regions of the semiconductor chip 6. The external contact areas 26 are covered with a solder material 32, which bonds with the solder material of the edge contacts 19 on fusion. During said fusion, the conductive layer 33 shown in figure 7 may simultaneously connect the semiconductor chip 6 to the metallic circuit substrate 24. The patterned insulation layer 34 ensures that no short circuit occurs between the contact pads 26 via the metallic circuit substrate 24.

If a nonmetallic insulating circuit substrate 24 is used instead of the metallic circuit substrate 24 shown here, then, on the one hand, the patterned insulation layer 34 is obviated and, on the other hand, a patterned metal layer (not shown here) on the insulating circuit substrate may connect the edge contacts 19 to corresponding external contacts (not shown here) of the electronic component 200 via the contact pads 26.

Figure 9 shows a diagrammatic perspective view of an insulating circuit substrate 35 populated with a plurality of electronic components 2000. The insulating circuit substrate 35 has lines 37 running parallel on its top side 25, which lines form a BUS line to edge contacts 19 of the electronic components 2000.

In this fourth embodiment of the invention, the electronic components 2000 have edge contacts 19, filled with solder material 13, only in an edge region 28. Said edge region 28 is arranged on the top side 25 of the insulating circuit substrate 35, so that a multiplicity of memory components, in the fourth embodiment of the invention, can be connected in

FIN 423 P/200216546

- 16 -

parallel via the BUS line 38 in a very confined space, an intensive cooling of top side and rear side of the electronic components 2000 of semiconductor chip size being possible between the components 2000. The insulating circuit substrate 35 may be a multilayer circuit film (not shown here) on which, even in the case of high flexibility, the electronic components 2000 of semiconductor chip size are securely fixed by their edge contacts 19. In addition to the bus line 38 as an address bus, control lines (not shown here) may be provided which drive individual electronic components 2000 on the insulating circuit substrate 35.

Figure 10 shows a diagrammatic perspective view of an individual electronic component 2000 in accordance with figure 9. The edge region 28 provided with edge contacts 19 is electrically protected by a plastics composition 27 and, at the same time, the orientation of the electronic component 2000 of semiconductor chip size is supported and fixed by the plastics composition 27 in the edge region 28 on the circuit substrate 35.

Figure 11 shows a diagrammatic perspective view of a stack 29 comprising electronic components 20 in accordance with figure 6. The electronic components 20 have stacked semiconductor chips 6 without necessitating an additional rewiring plate or rewiring film between the stacked semiconductor chips 6, since the edge contacts 19 with their contact areas 23 are soldered together one under the other to form a parallel bus line. Such a stack 29 is the most compact possibility for stacking memory chips, in which case, except for a few edge contacts 19 for driving individual electronic components 20 in the stack 29, all the rest of the edge contacts 19 are through-connected completely from the lower up to the topmost electronic component 20.

FIN 423 P/200216546

- 17 -

Patent Claims

1. A semiconductor wafer for electronic components (2), the semiconductor wafer (1) having integrated circuits for semiconductor chips (6) arranged in rows (4) and columns (5) on a wafer top side (3), and strip-type separating regions (7) for semiconductor chips (6) being arranged between the integrated circuits, and the separating regions (7) having passage contacts (8) in the direction of the rear side of the semiconductor (1).
2. The semiconductor wafer as claimed in claim 1, wherein the passage contacts (8) have perforations (10).
3. The semiconductor wafer as claimed in claim 2, wherein the walls (11) of the perforations (10) have a metal layer (12) or an insulation layer (30) and a metal layer (12) applied thereto.
4. The semiconductor wafer as claimed in one of the preceding claims, wherein the passage contacts (8) have fusible solder material (13).
5. A semiconductor chip with an integrated circuit on a top side (14) and with edge sides (15, 16, 17, 18), of which at least one edge side has edge contacts (19), the edge contacts (19) extending from the top side (14) in the direction of a rear side (20) of the semiconductor chip (6) and being connected to electrodes of the integrated circuit via conductor tracks (21).
6. The semiconductor chip as claimed in claim 5,

FIN 423 P/200216546

- 18 -

wherein

the edge sides (15, 16, 17, 18) have a perforation-like structure, semicylinder-like cutouts (22) extending as edge contacts (19) from the top side (14) in the direction of the rear side (20), which have an insulation layer (30) with a metal layer (12) or have a metal layer (12).

7. The semiconductor chip as claimed in claim 6, wherein the cutouts (22) have a soldering material (13).

8. The semiconductor chip as claimed in one of claims 5 to 7, wherein the edge contacts (19) are extended on the top side (14) to form a contact area (23) and merge with a conductor track (21) on the top side (14).

9. An electronic component having at least one semiconductor chip (6) as claimed in one of claims 5 to 8 and a circuit substrate (24), on which the semiconductor chip (6) is arranged.

10. The electronic component as claimed in claim 9, wherein the circuit substrate (24) has a conductor track structure, the semiconductor chip (6) being arranged with its rear side (36) on the top side (25) of the circuit substrate (24) and the edge contacts (19) being electrically connected to the conductor track structure via contact pads (26) on the top side (25) of the circuit substrate (24).

11. The electronic component as claimed in claim 10, wherein an insulating plastics composition (27) is arranged on the circuit substrate (24) in a manner embedding the

BEST AVAILABLE COPY

FIN 423 P/200216546

- 19 -

edge sides of the semiconductor chip and the contact paths.

12. The electronic component as claimed in claim 10 or
5 claim 11,

wherein

at least one semiconductor chip (6) is arranged with an
edge side (15, 16, 17, 18) on the circuit substrate
(24), the top side (14) of the semiconductor chip (6)
10 being arranged in angular fashion with respect to the
top side (25) of the circuit substrate (24) and the
edge contacts (19) being electrically connected to the
contact pads (26).

13. The electronic component as claimed in one of
15 claims 9 to 12,

wherein

a plurality of semiconductor chips (6) are stacked one
on the other and are electrically connected via the
20 edge contacts (19) among one another and also with
respect to external contacts.

14. A method for producing a semiconductor wafer (1)
for electronic components (2), the semiconductor wafer
25 (1) having integrated circuits for semiconductor chips
(6) arranged in rows (4) and columns (5) on a wafer top
side (3), with strip-type separating regions (7)
between the semiconductor chips (6), and the method
having the following method steps:

- 30 - perforation of the semiconductor wafer (1) along
the separating regions (7),
- application of a metal layer (12) to the walls
(11) of the perforations (10).

15. The method as claimed in claim 14,
35 wherein

BEST AVAILABLE COPY

FIN 423 P/200216546

- 20 -

the perforations (10) are filled with soldering material (13) before the separation of the semiconductor wafer (1).

FIN 423 P/200216546

Abstract

Electronic components and semiconductor wafer, and method for producing the same

The invention relates to an electronic component (2) and a semiconductor wafer, and a method for producing them. For this purpose, the semiconductor wafer has strip-type separating regions. Said separating regions are provided with through contacts in the direction of the rear side of the semiconductor wafer. The semiconductor chip (6) separated from such a semiconductor wafer already constitutes an electronic component (2) with external contacts in the form of edge contacts (19). Such an electronic component (2) of semiconductor chip size can be used in diverse ways.

[Figure 1]

FIN 423 P/200216546

Reference symbols

- 1 Semiconductor wafer
- 2 2,20,200,2000 Electronic component
- 3 Wafer top side
- 4 Rows
- 5 Columns
- 6 Semiconductor chip
- 7 Separating region
- 8 Passage contact
- 9 Wafer rear side
- 10 Perforation
- 11 Walls of the perforation
- 12 Metal layer
- 13 Solder material in through contacts
- 14 Chip top side
- 15,16,17,18 Edge sides of the semiconductor chip
- 19 Edge contact
- 21 Conductor tracks of the chip
- 22 Semicylinder-like cutouts
- 23 Contact area for edge contacts
- 24 Circuit substrate
- 25 Top side of the circuit substrate
- 26 Contact pads
- 27 Plastics composition
- 28 Edge region
- 29 Stack
- 30 Insulation layer on the semiconductor
- 31 Semiconductor material
- 32 Solder material on contact pads
- 33 Conductive layer between semiconductor chip and circuit substrate
- 34 Insulation layer on circuit substrate
- 35 Insulating circuit substrate
- 36 Chip rear side
- 37 Lines
- 38 BUS line

BEST AVAILABLE COPY

1/7

FIG 1





FIG 2



2/7

FIG 3





FIG 4



3/7

FIG 5







FIG 6





5/7





FIG 9

6/7

FIG 10



7/7

